Cihan University-Erbil Scientific Journal a periodic multidisciplinary scientific journal issued by Cihan University- Erbil after auditing and revising by a specialized staff headed by the President of the university. The journal publishes original creative researches related to all fields of pure and applied sciences and humanities in Kurdish, Arabic and English.
Related Articles
Authors: Safaa S. Omran,Laith F. Jumma
Computer Engineering Techniques, College of Electrical and Electronic Techniques
DOI: http://dx.doi.org/10.24086/cuesj.si.2017.n1a1
Abstract
According to the wide developments in the area of communications, there is a demand for secure system for data transmissions. Hence, a new algorithm and security standards are developed. One of these algorithms and standards are the Hash function. In this paper, a Hash system SHA-2 MIPS (Microprocessor without Interlocked Pipelines) Processor (single cycle) is designed using Xilinx Spartan-3AN interfaced with keyboard and Video Graphics Array (VGA) display. The implementation of the MIPS processor by choosing a certain number of instructions that is necessary to invoke the SHA-384 and SHA-512 algorithm. A keyboard is interfaced with the Xilinx Spartan-3AN kit, to enable the user to enter the data and the result is shown on a VGA Display.
Keywords: VHDL; SHA-2; MIPS Processor
References
[1] William Stallings, Cryptography and Network Security Principles and Practices.:
Prentice Hall, November 16, 2005.
[2] Volnei A. Pedroni, Circuit Design with VHDL. London, England: MIT Press, 2004.
[3] N.Sklavos, and O.koufopavlou G.Selimis, “VLSI implementation of the keyed-hash
message authentication code for the wireless ,” in 10th IEEE international
Coference on Electronics, Circuit, and System (ICECS’03), Dec. 2003, pp. 24-
27.
[4] C.P.Su, C.T.Huamg, and C.W.Wu M.W.Wowg, “An HMAC processor with
integrated SHA-1 and MD5 algorithms,” in In Proceeding of the 2004 Conference
on Asia South Pacific Design Automation, 2004, pp. 456-458.
[5] A.Kakarountas, A.Miliadonis, and C.Coutis H.Michail, “Efficient implentation of
the keyed-hash message authentication code (HMAC) using the SHA-1 hash
Function,” in 11th IEEE International Conference on Asia South Pacific
Design Automation (ASP-DAC’04),2004, pp. 567-570.
[6] D.W.Kim, T.W.Kwon, and R.J.Choi Y.K.Kang, “An efficient implementation of
Hash function processor for IPSEC,” in Proceeding of IEEE Asia-Pacifie
Conference,2002, pp. 93-96.
[7] M.Askar and T.S.Celebi, “Design and FPGA implementation of Hash processor,” in
Information Security and Cryptology Conference (ISC 2007), Ankara, Turkiya,
Dec. 2007, pp. 85-89.
[8] J.L.Hennessy D.A.Patterson, Computer Organization And Design The
Hardware/Software Interface, 4th ed.: ELSEVIER, 2012.
[9] D.M.Harris and S.L Harris, Digital design and computer architecture, 1st ed.:
Elsevier, 2007.
[10] P.P.Chu, FPGA Prototyping By VHDL Examples. Canada: John Wiley &
Sons, Inc., Hoboken, New Jersey.,2008.
Full Text
